802.11abgn/ac 3x3 + BT4.0


Quali-Fi™ RS9333 is the industry’s first simultaneous dual-band 5GHz MIMO 802.11ac + 2.4GHz BT4.0, 802.11n chipset. The new SoC is based on Redpine’s Quali-Fi 802.11ac technology and offers PHY data throughputs up to 1.3Gbps and an advanced 802.11ac feature set encompassing Multi-User MIMO and LDPC. Redpine’s RS9333 chipset uniquely offers adaptively reconfigurable single-chip simultaneous dual-band capability wherein the chipset can be configured on-the-fly through software as either a 3x3 802.11ac solution in 5GHz or simultaneous 2x2 11ac in 5GHz and 1x1 802.11n in 2.4GHz. In addition RS9333 supports BT4.0 in 2.4GHz which coexists optimally with the on-chip 802.11n/ac using innovative coexistence mechanisms. Based on Redpine’s in-house four-threaded processor ThreadArch®, RS9333 achieves high-throughputs and real-time QoS on the concurrently operational 802.11ac, 802.11n and BT4.0 wireless links while still keeping a free hardware thread available for offload of Layer-3 and application specific functions. The chipset provides PCI-e, USB and SDIO3.0 host-interfaces to enable integration into a multitude of systems ranging from Smartphones and Tablets to high-end enterprise routers


  • Data rates up to 1.3Gbps using 3-Spatial Stream 802.11ac MCS-9 (256-QAM), 80MHz bandwidth
  • Adaptively Reconfigurable Single-chip Simultaneous dual-band (3x3 11ac can be reconfigured as simultaneous 2x2 11ac in 5GHz and 1x1 11n in 2.4GHz)
  • Downlink MU-MIMO with up to 3 simultaneous users
  • Advanced LDPC decoder for robust transmission and reception of 256-QAM
  • Hardware Assisted Radar-detection for compliance to FCC and ETSI norms, enabling usage of more channels in the 5GHz band
  • High performance Bluetooth receiver with -95dBm Rx sensitivity
  • Support for Bluetooth Transmit power class-1 with integrated PA
  • Integrated ThreadArch® Four-threaded processor with on chip memory for achieving high-throughputs with low-host overhead and customer specific differentiations
  • Supports IPSec and TCP Checksum host-offloading. Capacity to integrate customer specific differentiations
  • Extensive, patented low-power techniques to minimize power consumption through intelligent power management
  • Innovative coexistence algorithms for optimum throughput of Wi-Fi and collocated Bluetooth and LTE modems
  • High level of CMOS integration to minimize RBOM (E.g., On-chip OTP, Crystal Oscillator and High Power Amplifiers)
  • Rich set of Peripheral and host interfaces to allow maximum flexibility for the system integrator. Host interfaces include PCIe, USB 2.0 and SDIO3.0
  • Block Diagram
  • Specifications
  • Applications
  • Support